8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89810A Series

MB89816A/P817A

■ DESCRIPTION

The MB89810A series is a line of single-chip microcontrollers based on the F²MC*-8L CPU core which can operate at low voltage but at high speed. The microcontrollers contain peripheral function such as timer, serial interface, a UART, and an external interrupt. The MB89810A series is applicable to a wide range of applications from welfare products to industrial equipment, including portable devices.

*: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

High speed processing at low voltage Minimum execution time: 0.8 μ s/3.0 V, 1.33 μ s/2.2 V

• F2MC-8L family CPU core

Instruction set optimized for controllers : Multiplication and division instructions
16-bit arithmetic operations
Test and branch instructions


Bit manipulation instructions, etc.

Four types of timers
 8-bit PWM timer: 2 channels (also serve as reload timers)
 16-bit timer/counter

21-bit time-base timer

(Continued)

■ PACKAGE



(FPT-64P-M06)

- Two serial interface
 - 8-bit synchronous serial (Switchable transfer direction allows communication with various equipment.) UART (5-, 7-, or 8-bit transfer capable)
- External interrupt: 8 channels
 Eight channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal)

■ PRODUCT LINEUP

| Part number Parameter | MB89816A | | MB89P817A | | | |
|-----------------------|---|---|---|--|--|--|
| Classification | Mass-production product (mask ROM products) | | One-time PROM product (for evaluation and development) | | | |
| ROM size | 24 K \times 8 bits (internal mask ROM) | | 32 K × 8 bits (internal PROM, programming with general-purpose EPROM programmer) | | | |
| RAM size | | 2048 × | < 8 bits | | | |
| CPU functions | Number of instructions: 136 Instruction bit length: 8 bits Instruction length: 1 to 3 bytes Data bit length: 1, 8, 16 bits Minimum execution time: 0.8 μs/5 MHz Interrupt processing time: 7.2 μs/5 MHz | | | | | |
| Ports | Output ports: 8 I/O ports (N-ch open-drain): 5 | so serve as peripherals.) ED driving) orts also serve as peripherals.) | | | | |
| 8-bit PWM timer | Two internal channels 8-bit reload timer operation (toggled output capable, operating clock cycle: 3 different cycles) 8-bit resolution PWM operation (conversion cycle: 3 different cycles) | | | | | |
| 8-bit timer/counter | 16-bit timer operation 16-bit event counter operation | | | | | |
| UART | 5-, 7-, or 8-bit transfer capable Built-in baud rate generator Clock synchronous/asynchronous data transfer capable | | | | | |
| 8-bit Serial I/O | 8-bits LSB-first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks) | | | | | |
| External interrupt | 8 independent channels (edge selection, interrupt vector, source flag) 4 channels: Level detection (level selectable) 4 channels: Edge detection (edge selectable) Used also for wake-up from the stop/sleep mode. (Edge detection is also permitted in stop mode.) | | | | | |

(Continued)

| Part number Parameter | MB89816A | MB89P817A | | | | |
|-----------------------|---|-----------------|--|--|--|--|
| Watch interrupt | Interrupt cycles: 4 different cycles (subclock) | | | | | |
| Watchdog timer reset | Reset occurrence cycle: 839 ms/5 MHz | | | | | |
| Standby mode | Sleep mode, stop mode | | | | | |
| Process | CM | CMOS | | | | |
| Package | FPT-64P-M06 | | | | | |
| Operating voltage | 2.2 V to 6.0 V* | 2.7 V to 6.0 V* | | | | |

^{*:} Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTPROM (one-time PROM) products, verify its differences from the product that will actually be used.

2. Current Consumption

When operated at low speed, the product with an OTPROM will consume more current than the product with a mask ROM.

However, the same is current consumption in sleep/stop modes (For more information, see "■ ELECTRICAL CHARACTERISTICS") .

3. Mask Options


Functions that can be selected as options and how to designate these options vary with product.

Before using options, check "■ MASK OPTIONS".

Take particular care on the following point:

For MB89816A, pull-up resistor option can be set for P50 to P54.

■ PIN ASSIGNMENT




■ PIN DESCRIPTION

| Pin no. | Pin name | Circuit type | Function | | | |
|----------|------------|--------------|--|--|--|--|
| 23 | X0 | А | Main clock oscillator pins | | | |
| 24 | X1 | | | | | |
| 18 | X0A | I | Subclock crystal oscillator pins | | | |
| 19 | X1A | | | | | |
| 21 | MOD0 | В | Operating mode selection pins | | | |
| 22 | MOD1 | | Connect directly these pins directly to Vss. | | | |
| 20 | RST | С | Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". | | | |
| 49 to 42 | P00 to P07 | D | General-purpose I/O ports A pull-up resistor option is provided. These ports have the port output inverting function. | | | |
| 41 to 34 | P10 to P17 | D | General-purpose I/O ports A pull-up resistor option is provided. These ports have the port output inverting function. | | | |
| 33 to 30 | P20 to P23 | F | General-purpose output ports These ports have the port output inverting function. | | | |
| 29 to 26 | P24 to P27 | F | General-purpose output ports | | | |
| 1 | P30 /PWE | E | General-purpose I/O port A pull-up resistor option is provided. Also serves as a pulse width detection enable input (PWE). PWE input is hysteresis input. | | | |
| 2 | P31/SCK | Е | General-purpose I/O port A pull-up resistor option is provided. Also serves as the clock I/O for the 8-bit serial I/O (SCK). SCK input is hysteresis input. | | | |
| 3 | P32/SO | D | General-purpose I/O port A pull-up resistor option is provided. Also serves as the data output for the 8-bit serial I/O (SO). | | | |
| 4 | P33/SI | E | General-purpose I/O port A pull-up resistor option is provided. Also serves as the data input for the 8-bit serial I/O (SI). SI input is hysteresis input. | | | |
| 5 | P34/PWO | D | General-purpose I/O port A pull-up resistor option is provided. Also serves as a pulse width detection output (PWO). | | | |
| 6 | P35/PWI | E | General-purpose I/O port A pull-up resistor option is provided. Also serves as a pulse width detection input (PWI). PWI input is hysteresis input. | | | |
| 7 | P36/PTO1 | D | General-purpose I/O port A pull-up resistor option is provided. Also serves as the toggle output for the 8-bit PWM timer 1 (PTO1). | | | |

| Pin no. | Pin name | Circuit type | Function | | | |
|----------|-------------------------|--------------|---|--|--|--|
| 8 | P37/PTO2 | D | General-purpose I/O port A pull-up resistor option is provided. Also serves as the toggle output for the 8-bit PWM timer 2 (PTO2). | | | |
| 56 | P40 | D | General-purpose I/O port A pull-up resistor option is provided. | | | |
| 58 | P41/EC | Е | General-purpose I/O port A pull-up resistor option is provided. Also serves as a 16-bit timer/counter input (EC). EC input is hysteresis input. | | | |
| 59 | P42/TXD1 | D | General-purpose I/O port A pull-up resistor option is provided. Also serves as the data output 1 for the UART (TXD1). | | | |
| 60 | P43/RXD1 | E | General-purpose I/O port A pull-up resistor option is provided. Also serves as the data input 1 for the UART (RXD1). RXD1 input is hysteresis input. | | | |
| 61 | P44/SCL1 | E | General-purpose I/O port A pull-up resistor option is provided. Also serves as the clock I/O 1 for the UART (SCL1). SCL1 input is hysteresis input. | | | |
| 62 | P45/TXD2 | D | General-purpose I/O port A pull-up resistor option is provided. Also serves as the data output 2 for the UART (TXD2). | | | |
| 63 | P46/RXD2 | Е | General-purpose I/O port A pull-up resistor option is provided. Also serves as the data input 2 for the UART (RXD2). RXD2 input is hysteresis input. | | | |
| 64 | P47/SCL2 | E | General-purpose I/O port A pull-up resistor option is provided. Also serves as the clock I/O 2 for the UART (SCL2). SCL2 input is hysteresis input. | | | |
| 51 to 55 | P50 to P54 | G | N-channel open-drain I/O ports A pull-up resistor option is provided only for the MB89816A. | | | |
| 9 to 11 | P60/INT0 to P62/INT2 | Н | General-purpose I/O ports A pull-up resistor option is provided. Also serve as an external interrupt input (INT0 to INT2). These ports are a hysteresis input type. | | | |
| 13 to 17 | P63/INT3 to P67/INT7 | Н | General-purpose I/O ports A pull-up resistor option is provided. Also serve as an external interrupt input (INT3 to INT7). These ports are a hysteresis input type. | | | |
| 12, 57 | Vcc | _ | Power supply pin | | | |
| 25, 50 | Vss | _ | Power supply (GND) pin | | | |

■ I/O CIRCUIT TYPE



| Туре | Circuit | Remarks |
|------|-------------------|---|
| F | P-ch N-ch | CMOS output |
| G | R P-ch | N-ch open-drain output CMOS input |
| | | Pull-up resistor optional (only for the MB89816A) |
| Н | | Hysteresis input Pull-up resistor optional |
| _ | X1A X0A X0A | Subclock (30 to 40 kHz) At an oscillation feedback resistor of approximately 10 MΩ |

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

4. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P817A

In EPROM mode, the MB89P817A functions equivalent to the MBM27C256A. This allows the OTPROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.


Writing Procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007_H to 7FFF_H (note that addresses 8007_H to FFFF_H while operating as operating mode assign to 0007_H to 7FFF_H in EPROM mode).

 Load option data into addresses 0000_H to 0006_H of the EPROM programmer. (For information about each corresponding option, see "● OTPROM Option Bit Map.")
- (3) Program with the EPROM programmer.


Memory Space

Memory space is diagrammed below.



• Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM (one-time PROM) microcomputer program.



• Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

• EPROM Programmer Socket Adapter

| Package | Compatible socket adapter | | |
|-------------|---------------------------|--|--|
| FPT-64P-M06 | ROM-64QF-28DP-8L | | |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

Note: Connect the jumper pin to Vss when using.

Depending on the EPROM programmer, inserting a capacitor of approx. 0.1 μ F between V_{PP} and V_{SS} or V_{CC} and V_{SS} can stabilize programming operations.


• OTPROM Option Bit Map

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------|-----------------------------------|-----------------------------------|-----------------------------------|--|---|-----------------------------------|---|--|
| | Vacancy | Vacancy | Vacancy | Single-clock setting | Reset pin output | Power-on reset | Oscillation stabilization time | |
| 000 Он | Readable and writable | Readable and writable | Readable and writable | 1: Dual- clock 0: Single- clock | 1: Enabled 0: Disabled | 1: Enabled 0: Disabled | 00 2 ⁴ /Fсн 10 2 ¹⁷ /Fсн | 01 2 ¹⁴ /Fсн 11 2 ¹⁸ /Fсн |
| 000 1н | P07 Pull-up 1: No 0: Yes | P06 Pull-up 1: No 0: Yes | P05 Pull-up 1: No 0: Yes | P04 Pull-up 1: No 0: Yes | P03 Pull-up 1: No 0: Yes | P02 Pull-up 1: No 0: Yes | P01 Pull-up 1: No 0: Yes | P00 Pull-up 1: No 0: Yes |
| 000 2н | P17 Pull-up 1: No 0: Yes | P16 Pull-up 1: No 0: Yes | P15 Pull-up 1: No 0: Yes | P14 Pull-up 1: No 0: Yes | P13 Pull-up 1: No 0: Yes | P12 Pull-up 1: No 0: Yes | P11 Pull-up 1: No 0: Yes | P10 Pull-up 1: No 0: Yes |
| 000 Зн | P37 Pull-up 1: No 0: Yes | P36 Pull-up 1: No 0: Yes | P35 Pull-up 1: No 0: Yes | P34 Pull-up 1: No 0: Yes | P33 Pull-up 1: No 0: Yes | P32 Pull-up 1: No 0: Yes | P31 Pull-up 1: No 0: Yes | P30 Pull-up 1: No 0: Yes |
| 000 4н | P47 Pull-up 1: No 0: Yes | P46 Pull-up 1: No 0: Yes | P45 Pull-up 1: No 0: Yes | P44 Pull-up 1: No 0: Yes | P43 Pull-up 1: No 0: Yes | P42 Pull-up 1: No 0: Yes | P41 Pull-up 1: No 0: Yes | P40 Pull-up 1: No 0: Yes |
| 000 5н | Vacancy Readable and writable | Vacancy Readable and writable | Vacancy Readable and writable | P64 Pull-up 1: No 0: Yes | P63 Pull-up 1: No 0: Yes | P62 Pull-up 1: No 0: Yes | P61 Pull-up 1: No 0: Yes | P60 Pull-up 1: No 0: Yes |
| 000 6н | Vacancy Readable and writable | Oscillator type 1: Crystal 0: CR | P67 Pull-up 1: No 0: Yes | P66 Pull-up 1: No 0: Yes | P65 Pull-up 1: No 0: Yes |

Note: • Each bit is set to '1' as the initialized value.

• Do not write '0' to the vacant bit.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89810A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89810A series is structured as illustrated below.



2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag:Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag:Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0:Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|--------------------|
| 0 | 0 | 1 | High |
| 0 | 1 | 1 | † |
| 1 | 0 | 2 | |
| 1 | 1 | 3 | Low = no interrupt |


N-flag:Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

- Z-flag:Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag:Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag:Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89816A. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

| Address | Read/write | Register name | Register description | |
|-------------|------------|--------------------------------------|--|--|
| 00н | (R/W) | PDR0 | Port 0 data register | |
| 01н | (W) | DDR0 | Port 0 data direction register | |
| 02н | (R/W) | PDR1 | Port 1 data register | |
| 03н | (W) | DDR1 | Port 1 data direction register | |
| 04н | (R/W) | PDR2 | Port 2 data register | |
| 05н | | | Vacancy | |
| 06н | | | Vacancy | |
| 07н | (R/W) | SYCC | System clock control register | |
| 08н | (R/W) | STBC | Standby control register | |
| 09н | (R/W) | WDTC | Watchdog timer control register | |
| ОАн | (R/W) | TBCR | Time-base timer control register | |
| 0Вн | (R/W) | WPCR | Watch prescaler control register | |
| 0Сн | (R/W) | PDR3 | Port 3 data register | |
| 0Dн | (W) | DDR3 | Port 3 data direction register | |
| 0Ен | (R/W) | PDR4 | Port 4 data register | |
| 0Fн | (W) | DDR4 | Port 4 data direction register | |
| 10н | (R/W) | PDR5 | Port 5 data register | |
| 11н | (R) | PDR6 | Port 6 data register | |
| 12н | | 1 | Vacancy | |
| 13н | | | Vacancy | |
| 14н | | | Vacancy | |
| 15н | | | Vacancy | |
| 16н | | | Vacancy | |
| 17н | (R/W) | PIVE | Port inverting operation enable register | |
| 18н | (R/W) | TMCR | 16-bit timer count register | |
| 19н | (R/W) | TCHR | 16-bit timer count register (H) | |
| 1Ан | (R/W) | TCLR 16-bit timer count register (L) | | |
| 1Вн | | 1 | Vacancy | |
| 1Сн | (R/W) | SMR Serial I/O mode register | | |
| 1Dн | (R/W) | SDR Serial I/O data register | | |
| 1Ен | | 1 | Vacancy | |
| 1 Fн | | | Vacancy | |

(Continued)

| Address | Read/write | Register name | Register description | |
|------------|---------------|---------------|--|--|
| 20н | (R/W) | SMC1 | UART serial I/O mode control register 1 | |
| 21н | (R/W) | SRC | UART serial I/O rate control register | |
| 22н | (R/W) | SSD | UART serial I/O status/data control register | |
| 23н | (R/W) | SIDR/SODR | UART serial I/O data control register | |
| 24н | (R/W) | SMC2 | UART serial I/O mode control register 2 | |
| 25н | | | Vacancy | |
| 26н | | | Vacancy | |
| 27н | | | Vacancy | |
| 28н | (R/W) | CNTR1 | PWM timer control register 1 | |
| 29н | (R/W) | CNTR2 | PWM timer control register 2 | |
| 2Ан | (R/W) | CNTR3 | PWM timer control register 3 | |
| 2Вн | (W) | COMR2 | PWM timer compare register 2 | |
| 2Сн | (W) | COMR1 | PWM timer compare register 1 | |
| 2Dн | | | Vacancy | |
| 2Ен | | | Vacancy | |
| 2Fн | (R/W) | PWCR | Pulse width detection control register | |
| 30н | (R/W) | EIC1 | External interrupt 1 control register 1 | |
| 31н | (R/W) | EIC2 | External interrupt 1 control register 2 | |
| 32н | (R/W) | El2E | External interrupt 2 enable register | |
| 33н | (R/W) | El2F | External interrupt 2 flag register | |
| 34н | | | Vacancy | |
| 35н to 7Ан | | | Vacancy | |
| 7Вн | | | Vacancy | |
| 7Сн | (W) | ILR1 | Interrupt level register 1 | |
| 7Dн | (W) | ILR2 | ILR2 Interrupt level register 2 | |
| 7Ен | (W) | ILR3 | Interrupt level register 3 | |
| 7Fн | Not available | ITR | Interrupt test register | |

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

| Parameter | Symbol | Va | lue | Unit | Remarks |
|--|-----------------|-------------|-----------|-------|---|
| Farameter | Syllibol | Min. | Max. | Oilit | Remarks |
| Power supply voltage | Vcc | Vss-0.3 | Vss + 7.0 | V | |
| Input valtage | VI1 | Vss-0.3 | Vcc + 0.3 | V | Except P50 to P54 |
| Input voltage | V _{I2} | Vss-0.3 | Vss + 7.0 | V | P50 to P54 |
| Output valtage | V _{O1} | Vss-0.3 | Vcc + 0.3 | V | Except P50 to P54 |
| Output voltage | V _{O2} | Vss - 0.3 | Vss + 7.0 | V | P50 to P54 |
| "L" level maximum output current | loL | _ | 20 | mA | Peak value |
| "L" level average output current | lolav1 | _ | 4 | mA | Average value except pins other than P50 to P54 |
| | lolav2 | _ | 10 | mA | Average value for P50 to P54 |
| "L" level total maximum output current | ∑lo∟ | _ | 100 | mA | Peak value |
| "L" level total average output current | ∑Iolav | _ | 40 | mA | Average value |
| "H" level maximum output current | Іон | _ | -20 | mA | Peak value |
| "H" level average output current | Іонач | _ | -4 | mA | Average value |
| "H" level total maximum output current | ∑Іон | _ | -50 | mA | Peak value |
| "H" level total average output current | ∑Iohav | _ | -20 | mA | Average value |
| Power consumption | PD | _ | 300 | mW | |
| Operating temperature | TA | -40 | +85 | °C | |
| Storage temperature | Tstg | - 55 | +150 | °C | |


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)

| Parameter | Symbol | | lue | Unit | Remarks |
|---|--------|-----------|-----------|-------|--|
| Parameter | Symbol | Min. | Max. | Offic | Remarks |
| | | 2.2* | 6.0 | V | Normal operation assurance range MB89816A |
| Power supply voltage | Vcc | 2.7* | 6.0 | V | Normal operation assurance range MB89P817A |
| | | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| Open-drain output pin application voltage | VD | Vss - 0.3 | Vss + 6.0 | V | P50 to P54 (without pull-up resistor) |
| Operating temperature | TA | -40 | +85 | °C | |

^{*:} These values vary with the operating frequency. See Figure 1.



Operating Voltage vs. Main Clock Operating Frequency (for MB89816A) Figure 1

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

 $(Vcc = +5.0 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

| Devemeter | Sym- | Dia | Condition | (*** | Value | v 00 – 0.0 v, | | Remarks |
|---|-------------------|--|-------------------------|-----------|-------|---------------|------|------------------------------|
| Parameter | bol | Pin | Condition | Min. | Тур. | Max. | Unit | Remarks |
| | Vін | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P54 (with pull-up resistor) | _ | 0.7 Vcc | _ | Vcc + 0.3 | V | |
| "H" level input voltage | Vihs | RST, MOD0, MOD1, P60 to P67, Peripheral input for port 3 and port 4 | _ | 0.8 Vcc | _ | Vcc + 0.3 | V | |
| | V _{IHS2} | P50 to P54 (without pull-up resistor) | _ | 0.8 Vcc | _ | Vss + 6.0 | V | |
| "L" level | VIL | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P54 | _ | Vss - 0.3 | _ | 0.3 Vcc | V | |
| input voltage | VILS | RST, MOD0, MOD1, P60 to P67, Peripheral input for port 3 and port4 | _ | Vss - 0.3 | _ | 0.2 Vcc | ٧ | |
| "H" level output voltage | Vон | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47 | Iон = -2.0 mA | 2.4 | _ | _ | V | |
| "L" level | V _{OL1} | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54 P60 to P67 | IoL = 1.8 mA | _ | _ | 0.4 | V | |
| voltage | V _{OL2} | P50 to P54 | IoL = 6 mA Vcc = 3 V | _ | _ | 0.5 | V | |
| | V _{OL3} | RST | IoL = 4.0 mA | _ | _ | 0.4 | V | |
| Input leakage current (Hi-z output leakage current) | Іш | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, P60 to P67, MOD0, MOD1 | 0.45 V < Vı < Vcc | _ | _ | ±5 | μΑ | Without pull- up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P54, P60 to P67, RST | Vı = 0.0 V | 25 | 50 | 100 | kΩ | With pull-up resistor |

(Continued)

 $(Vcc = +5.0 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

| Parameter | Symbol | Pin | Condition | (100 | Value | | Unit | Remarks |
|-----------------------|-------------------|------------------------|---|------|-------|------|------|---|
| Parameter | Symbol | PIN | Condition | Min. | Тур. | Max. | Unit | Remarks |
| | Icc1 | | FcH = 5 MHz Vcc = 5.0 V | _ | 4 | 6 | mA | MB89816A |
| | ICC1 | | $t_{inst} = 0.8 \mu s$ | _ | 4.8 | 7.5 | mA | MB89P817A |
| | Icc2 | | FcH = 5 MHz Vcc = 3.0 V | _ | 0.4 | 0.6 | mA | MB89816A |
| | ICC2 | | $t_{inst} = 6.4 \mu s$ | _ | 1.0 | 1.5 | mA | MB89P817A |
| | Iccs ₁ | Vcc | $\begin{aligned} \text{F}_{\text{CH}} &= 5 \text{ MHz} \\ \text{V}_{\text{CC}} &= 5.0 \text{ V} \\ \text{t}_{\text{inst}} &= 0.8 \mu \text{s} \end{aligned}$ | _ | 1.2 | 1.8 | mA | Sleep mode |
| | Iccs2 | | $F_{CH} = 5 \text{ MHz}$ $V_{CC} = 3.0 \text{ V}$ $t_{inst} = 12.8 \mu\text{s}$ | _ | 0.3 | 0.5 | mA | |
| Power supply current* | Iccl | | FcL = 32.768 kHz Vcc = 3.0 V | _ | 50 | 100 | μΑ | Subclock mode |
| Carrent | | | | _ | 500 | 700 | μΑ | MB89P817A |
| | Iccls | | FcL = 32.768 kHz Vcc = 3.0 V | _ | 15 | 50 | μΑ | Subclock sleep mode |
| | Ісст | Vcc | FcL = 32.768 kHz Vcc = 3.0 V | _ | _ | 15 | μΑ | Watch mode Main clock stop mode at dual-clock system |
| | Іссн | | FcL = 32.768 kHz Vcc = 3.0 V | _ | _ | 10 | μΑ | Subclock stop mode Main clock stop mode at single-clock system |
| Input capacitance | Cin | Other than Vcc and Vss | f= 1 MHz | _ | 10 | _ | pF | |

^{*:} The measurement conditions of power supply current are as follows: the external clock and $T_A = +25$ °C.


4. AC Characteristics

(1) Reset Timing

 $(Vcc = +5.0 V\pm 10 \%, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)$

| Parameter | Symbol | Condition | Valu | ue | Unit | Remarks |
|---------------------|---------------|-----------|----------------|------|-------|---------|
| Farameter | Syllibol | Condition | Min. | Max. | Oilit | Remarks |
| RST "L" pulse width | t zlzh | | 48 t сн | _ | ns | |

Note: tch is the cycle time of the main clock.




(2) Power-on Reset

 $(AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

| Parameter | Symbol | Condition | Val | lue | Unit | Remarks |
|---------------------------|------------|-----------|-----------|-----|------|------------------------------|
| raiailletei | Syllibol | Condition | Min. Max. | | Onit | ivelliai ka |
| Power supply rising time | t R | | _ | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff | _ | 1 | _ | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time.

If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




Note that a sudden increase in supply voltage may result in a power-on reset.


When increasing the supply voltage during operation, voltage variation should be within twice the intended increment so that the voltage rises as smoothly as possible.

(3) Clock Timing

(AVss = Vss = 0.0 V, $T_A = -40$ °C to +85 °C)

| Devemeter | Cumbal | Din | Condition | | Value | | Unit | Remarks |
|-------------------------------------|--------------------------------------|----------|-----------|------|--------|------|------|----------------|
| Parameter | Symbol | Pin | Condition | Min. | Тур. | Max. | Unit | Remarks |
| Clock frequency | Fсн | X0, X1 | | 1 | _ | 5 | MHz | |
| Clock frequency | FcL | X0A, X1A | | _ | 32.768 | | kHz | |
| Clock cycle time | tсн | X0, X1 | | 200 | _ | 1000 | ns | |
| Clock cycle time | t cL | X0A, X1A | | | 30.5 | | μs | |
| Input clock pulse | Pwh PwL | X0 | _ | 20 | _ | _ | ns | External clock |
| width | P _{WHL} P _{WLL} | X0A | | _ | 15.2 | _ | μs | |
| Input clock rising/ falling time | tcr tcr | X0 | | _ | _ | 10 | ns | External clock |





(4) Instruction Cycle

| Parameter Symbol | | Value (typ) | Unit | Remarks |
|--------------------------|---------------|--------------------------|------|--|
| Instruction cycle | t | 4/Fc, 8/Fc, 16/Fc, 64/Fc | μs | $t_{\text{inst}} = 0.8 \ \mu \text{s}$ when operating at Fc = 5 MHz (4/Fc) |
| (Minimum execution time) | t inst | 2/FcL | μs | t_{inst} = 61.036 μs when operating at FcL = 32.768 kHz |

Note: When operating at 5 MHz, the cycle varies with the set execution time.

(5) Serial I/O Timings

(Vcc = +5.0 V±10 %, AVss = Vss= 0.0 V, Ta = -40 °C to +85 °C)

| Parameter | Symbol | Din | Pin Condition | | ıe | Unit | Remarks |
|---|----------|---------|---------------------------|-----------------------|------|-------|---------|
| Parameter | Syllibol | PIII | Condition | Min. | Max. | Oilit | Remarks |
| Serial clock cycle time | tscyc1 | SCK | | 2 tinst | _ | ns | |
| $\overline{SCK} \downarrow \to SO$ time | tsLov1 | SCK, SO | Internal shift | -200 | 200 | ns | |
| $Valid SI \rightarrow \overline{SCK} \uparrow$ | tivsH1 | SI, SCK | clock mode | 1/2 tinst | _ | ns | |
| $\overline{SCK} \uparrow \to valid \; SI \; hold \; time$ | tsHIX1 | SCK, SI | | 1/2 t _{inst} | _ | ns | |
| Serial clock "H" pulse width | tshsl | SCK | | 1 tinst | _ | ns | |
| Serial clock "L" pulse width | tslsh | JUN | | 1 tinst | _ | ns | |
| $SCK \downarrow \to SO$ time | tsLov2 | SCK, SO | External shift clock mode | 0 | 200 | ns | |
| Valid SI \rightarrow \overline{SCK} \uparrow | tivsH2 | SI, SCK | | 1/2 tinst | _ | ns | |
| $\overline{SCK} \uparrow \to valid \; SI \; hold \; time$ | tsHIX2 | SCK, SI | | 1/2 tinst | _ | ns | |


Note: For information on tinst, see " (4) Instruction Cycle".

(6) UART Timings

 $(Vcc = +5.0 V\pm 10 \%, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)$

| Parameter | Symbol | Pin | Condition | Val | ue | Unit | Remarks |
|---|--------------------|---------------|----------------|-----------------------|------|-------|---------|
| Farameter | Syllibol | FIII | Condition | Min. | Max. | Ollit | Remarks |
| Serial clock cycle time | tscyc | SCL1, SCL2 | | 2 tinst | _ | ns | |
| $SCL \downarrow \rightarrow TXDx$ time | tsLOV1 | SCLx, TXDx | Internal shift | -200 | 200 | ns | |
| $Valid\;RXDx\toSCLx\!\uparrow$ | t _{IVSH1} | RXDx, SCLx | clock mode | 1/2 tinst | _ | ns | |
| $\operatorname{SCLx} \uparrow \rightarrow \operatorname{valid} \operatorname{RXDx} \operatorname{hold} \operatorname{time}$ | tsHIX1 | SCL1, RXD2 | | 1/2 tinst | _ | ns | |
| Serial clock "H" pulse width | tshsl | SCL1, | | 1 tinst | _ | ns | |
| Serial clock "L" pulse width | t slsh | SCL2 | | 1 tinst | _ | ns | |
| $SCLx \downarrow \rightarrow TXDx$ time | tsLOV2 | SCLx, TXDx | External shift | 0 | 200 | ns | |
| $Valid\;RXDx\toSCLx\!\uparrow$ | tivsH2 | RXDx, SCLx | clock mode | 1/2 t _{inst} | _ | ns | |
| $\operatorname{SCLx} \uparrow \rightarrow \operatorname{valid} \operatorname{RXDx} \operatorname{hold} \operatorname{time}$ | tsHIX2 | SCL1, RXD2 | | 1/2 tinst | _ | ns | |

Notes: • For information on t_{inst}, see " (4) Instruction Cycle".
• The edge polarity for the SLCx input is assumed when LSEL bit = 0 for SMC2. The polarity is inverted when LSEL = 1.




(7) Peripheral Input Timings

 $(Vcc = +5.0 V\pm 10 \%, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)$

| Parameter | Symbol Pin | | Condition | Value | | Unit | Remarks |
|--|---------------|---------------------|-----------|---|------|-------|---------|
| Farameter | Syllibol | FIII | Condition | Min. | Max. | Ollic | Remarks |
| Peripheral input "H" pulse width | tıшн | EC, INT0 to INT7 | _ | 2 t _{inst} | _ | ns | |
| Peripheral input "L" pulse width | tıнıL | EC, INT0 to INT7 | _ | 2 tinst | _ | ns | |
| "H" input pulse width of pulse width detection enable signal | tрwен | PWE | _ | 512 tcl + 200 or 480 tcl + 200 | _ | ns | |
| "L" input pulse width of pulse width detection enable signal | t PWEL | TVVE | _ | 512 tcl + 200 or 480 tcl + 200 | _ | ns | |

Notes: • For information on t_{inst}, see " (4) Instruction Cycle".

- tcl represents the subclock cycle time.
- The PWE pulse width value varies with the first divider selection bit of the watch prescaler. The pulse width is "512 tcl + 200" when divide by 16 is selected; or "480 tcl + 200" when divide by 15 is selected.



■ MASK OPTIONS

| | Part number | MB89816A | MB89P817A |
|-----|---|-------------------------------|--|
| No. | Specifying procedure | Specify when ordering masking | Set with EPROM programmer |
| 1 | Pull-up resistors | Specify by pin | Can be set per pin. (P50 to P54 are available only for without a pull-up resistor.) |
| 2 | Power-on reset selection •With power-on reset •Without power-on reset | Selectable | Setting possible |
| 3 | Main clock oscillation (5 MHz) stabilization time selection* •approx. 218/FcH (approx. 52.4 ms) •approx. 217/FcH (approx. 26.2 ms) •approx. 214/FcH (approx. 3.2 ms) •approx. 24/FcH (approx. 0 ms) | Selectable | Setting possible |
| 4 | Reset pin output selection •With reset output •Without reset output | Selectable | Setting possible |
| 5 | Selection either single- or dual-clock system •Single clock •Dual clock | Selectable | Setting possible |
| 6 | Main clock oscillator type selection •Crystal or ceramic oscillator •CR | Selectable | Setting possible |


Fch: Main clock frequency

■ ORDERING INFORMATION

| Part number | Package | Remarks |
|---------------------------|-------------------------------------|---------|
| MB89816APF MB89P817APF | 64-pin Plastic QFP (FPT-64P-M06) | |

^{*:} The main clock oscillation setting time is generated by dividing the main clock frequency. Note that the oscillation cycle is not stable immediately after oscillation is started. The settling time value in this data sheet should be used as a reference.

■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0105 © FUJITSU LIMITED Printed in Japan